

WS05-4RDA and WS12-4RDA


Transient Voltage Suppressor

Features

- Array of surge rated diodes with internal TVS diode
- Protects four I/O lines
- Low operating and clamping voltages
- Low capacitance(<15pF) for high-speed interfaces
- Solid-state technology

IEC COMPATIBILITY (EN61000-4)

- IEC 61000-4-2 (ESD) $\pm 15\text{kV}$ (air), $\pm 8\text{kV}$ (contact)
- IEC 61000-4-4 (EFT) 40A (5/50ns)
- IEC 61000-4-5 (Lightning) 24A (8/20 μs)




Mechanical Characteristics

- JEDEC SOIC-8 package
- Molding compound flammability rating: UL 94V-0
- Marking : Making Code
- Packaging : Tape and Reel per EIA 481
- Lead Finish: SnPb or Matte Sn


Applications

- USB Power and Data Line Protection
- T1/E1 secondary IC Side Protection
- T3/E3 secondary IC Side Protection
- HDSL, SDSL secondary IC Side Protection
- Video Line Protection
- Microcontroller Input Protection
- Base stations
- I²C Bus Protection

Circuit diagram



Schematic and PIN Configuration



Absolute Maximum Rating			
Rating	Symbol	Value	Units
Peak Pulse Power ($t_p=8/20\mu s$)	P _{PP}	500	Watts
Peak Forward Voltage ($I_F=1A, t_p=8/20\mu s$)	V _{FP}	1.5	V
Lead Soldering Temperature	T _L	260(10 sec.)	°C
Operating Temperature	T _J	-55 to + 125	°C
Storage Temperature	T _{STG}	-55 to +150	°C

Electrical Characteristics

WS05-4RDA						
Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V _{RWM}				5	V
Reverse Breakdown Voltage	V _{BR}	I _t =1mA	6			V
Reverse Leakage Current	I _R	V _{RWM} =5V, T=25°C			5	μA
Clamping Voltage	V _C	I _{PP} =1A, t _p =8/20μs			9.7	V
Clamping Voltage	V _C	I _{PP} =10A, t _p =8/20μs			12.4	V
Clamping Voltage	V _C	I _{PP} =25A, t _p =8/20μs			21	V
Peak Pulse Current	I _{PP}	t _p =8/20μs			25	A
Junction Capacitance	C _j	Between I/O pins and Ground, V _R =0V, f=1MHz		8	15	pF
		Between I/O pins V _R =0V, f=1MHz		4		pF
WS12-4RDA						
Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V _{RWM}				12	V
Reverse Breakdown Voltage	V _{BR}	I _t =1mA	13.3			V
Reverse Leakage Current	I _R	V _{RWM} =12V, T=25°C			1	μA
Clamping Voltage	V _C	I _{PP} =1A, t _p =8/20μs			17	V
Clamping Voltage	V _C	I _{PP} =10A, t _p =8/20μs			20	V
Clamping Voltage	V _C	I _{PP} =20A, t _p =8/20μs			25	V
Peak Pulse Current	I _{PP}	t _p =8/20μs			20	A
Junction Capacitance	C _j	Between I/O pins and Ground, V _R =0V, f=1MHz		8	15	pF
		Between I/O pins V _R =0V, f=1MHz		4		pF

Typical Characteristics

Figure 1: Non-Repetitive Peak Pulse Power vs. Pulse Time




Figure 2: Power Derating Curve




Figure 3: Pulse Waveform




Figure 4: Clamping Voltage vs. Peak Pulse Current




Figure 5: Variation of Capacitance vs. Reverse Voltage





Figure 6: Forward Voltage vs. Forward Current




Application Information

Device Connection Options for Protection of four High-Speed Data Lines


The WSxx-4RDA TVS is designed to protect four data lines from transient over voltages by clamping them to a fixed reference. When the voltage on the protected line exceeds the reference voltage (plus diode V_F) the steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. Data lines are connected at pins 1, 4, 6 and 7. The negative reference is connected at pins 5 and 8. These pins should be connected directly to a ground plane on the board for best results. The path length is kept as short as possible to minimize parasitic inductance.

The positive reference is connected at pins 2 and 3. The options for connecting the positive reference are as follows:


1. To protect data lines and the power line, connect pins 2 & 3 directly to the positive supply rail (V_{CC}). In this configuration the data lines are referenced to the supply voltage. The internal TVS diode prevents over-voltage on the supply rail.





2. The WSxx-4RDA can be isolated from the power supply by adding a series resistor between pins 2 and 3 and V_{CC} . A value of $10k\Omega$ is recommended. The internal TVS and steering diodes remain biased, providing the advantage of lower capacitance.



3. In applications where no positive supply reference is available, or complete supply isolation is desired, the internal TVS may be used as the reference. In this case, pins 2 and 3 are not connected. The steering diodes will begin to conduct when the voltage on the protected line exceeds the working voltage of the TVS (plus one diode drop).



Typical Applications



Outline Drawing – SO-8

PACKAGE OUTLINE

NOTES:

- Controlling Dimensions Are In Millimeters (Angles In Degrees).
- Datums **[A-]** And **[B-]** To Be Determined At Datum Plane **[H-]**.
- Dimensions "E1" And "D" Do Not Include Mold Flash, Protrusions Or Gate Burrs.
- Reference JEDEC STD MS-012, VARIATION AA.

SO-8

DIMENSIONS


DIM	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	.053	-	.069	1.35	-	1.75
A1	.004	-	.010	0.10	-	0.25
A2	.049	-	.065	1.25	-	1.65
b	.012	-	.020	0.31	-	0.51
c	.007	-	.010	0.17	-	0.25
D	.189	.193	.197	4.80	4.90	5.00
E1	.150	.154	.157	3.80	3.90	4.00
E	.236BSC			6.00BSC		
e	.050 BSC			1.27 BSC		
h	.010	-	.020	0.25	-	0.50
L	.016	.028	.041	0.40	0.72	1.04
θ1	0°	-	8°	0°	-	8°
L1	(.041)			(1.04)		
N	8			8		
aaa	.004			0.10		
bbb	.010			0.25		
ccc	.008			0.20		

DIMENSIONS		
DIM	INCHES	MILLIMETERS
C	(.205)	(5.20)
G	.118	3.00
P	.050	1.27
X	.024	0.60
Y	.087	2.20
Z	.291	7.40

Notes

- This Lead Pattern Is For Reference Purposes Only. Consult Your Manufacturing Group To Ensure Your Company's Manufacturing Guidelines Are Met.

Marking Codes



XX=Reverse Stand-Off Voltage